Microchip logo
Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

AT91SAM9CN11

Status: In Production

Features:

  • ARM926EJ-S ARM® Thumb® Processor running up to 400 MHz
  • 16 Kbytes Data Cache, 16 Kbytes Instruction Cache, Memory Management Unit Memories
  • One 128-Kbyte internal ROM embedding standard or secure bootstrap routine
  • One 32-Kbyte internal SRAM, single-cycle access at system speed
  • 32-bit External Bus Interface supporting 8-bank DDR2/LPDDR, SDR/LPSDR, Static Memories
  • MLC/SLC NAND Controller, with up to 24-bit Programmable Multibit Error Correction Code (PMECC) System running up to 133 MHz
  • Power-on Reset, Reset Controller, Shutdown Controller, Periodic Interval Timer, Watchdog Timer and Real Time Clock
  • Boot Mode Select Option, Remap Command
  • Internal Low Power 32 kHz RC and Fast 12 MHz RC Oscillators
  • Selectable 32768 Hz Low-power Oscillator, 16 MHz Oscillator, one PLL for the system and one PLL optimized for USB
  • Six 32-bit-layer AHB Bus Matrix
  • Dual Peripheral Bridge with dedicated programmable clock
  • One dual port 8-channel DMA Controller
  • Advanced Interrupt Controller (AIC)
  • Two Programmable External Clock Signals
  • Low-power Mode
  • Shutdown Controller with four 32-bit General-purpose Backup Registers
  • Clock Generator and Power Management Controller
  • Very Slow Clock Operating Mode, Software Programmable Power Optimization Capabilities
  • LCD Controller
  • USB Device Full Speed with dedicated On-chip Transceiver
  • USB Host Full Speed with dedicated On-chip Transceiver
  • One High-speed SD card and SDIO Host Controller
  • Two Master/Slave Serial Peripheral Interfaces (SPI)
  • Two 3-channel 32-bit Timer/Counters (TC)
  • One Synchronous Serial Controller (SSC)
  • One 4-channel 16-bit PWM Controller
  • Two 2-wire Interfaces (TWI)
  • Four Universal Synchronous Asynchronous Receiver Transmitters (USART)
  • Two Universal Asynchronous Receiver Transmitters (UART)
  • One Debug Unit (DBGU)
  • One 12-channel 10-bit Analog-to-Digital Converter with up to 5-wire resistive Touchscreen support
  • Crystal Failure Detection
  • Independent Watchdog
  • Power-on Reset Cells
  • Register Write Protection
  • SHA (SHA1 and SHA256) Compliant with FIPS Publication 180-2 (SAM9CN11/SAM9CN12 devices)
  • True Random Number Generator (TRNG) compliant with NIST Special Publication 800-22
  • AES 256-, 192-, 128-bit Key Algorithm compliant with FIPS Publication 197 (SAM9CN11/SAM9CN12 devices)
  • 256 Fuse bits for crypto key and 64 Fuse bits for device configuration, including JTAG disable and forced boot from the on-chip ROM (Secure Boot feature - SAM9CN12 only)
  • Four 32-bit Parallel Input/Output Controllers
  • 105 Programmable I/O Lines Multiplexed with up to Three Peripheral I/Os
  • Input Change Interrupt Capability on Each I/O Line, optional Schmitt Trigger input
  • Individually Programmable Open-drain, Pull-up and Pull-down Resistor, Synchronous Output
  • 217-ball BGA, pitch 0.8 mm
  • 247-ball BGA, pitch 0.5 mm
View More
Overview
Documents
Development Environment
RoHS Information
Buy Now

Device Overview

Summary

The Microchip's ARM®-based SAM9CN11 is an ARM926EJ-S based MPU that provides an encryption engine, user interface functionality and high-data-rate connectivity. Plus it offers power efficiency and reduced BOM cost, making it the ideal solution for cost-sensitive industrial applications that require security features in addition to graphics LCD and user interface software functionality.

Additional Features
    • Core:
      • ARM926EJ-S ARM® Thumb® Processor running up to 400 MHz
      • 16 Kbytes Data Cache, 16 Kbytes Instruction Cache, Memory Management Unit Memories
      • One 128-Kbyte internal ROM embedding standard or secure bootstrap routine
      • One 32-Kbyte internal SRAM, single-cycle access at system speed
      • 32-bit External Bus Interface supporting 8-bank DDR2/LPDDR, SDR/LPSDR, Static Memories
      • MLC/SLC NAND Controller, with up to 24-bit Programmable Multibit Error Correction Code (PMECC) System running up to 133 MHz
      • Power-on Reset, Reset Controller, Shutdown Controller, Periodic Interval Timer, Watchdog Timer and Real Time Clock
      • Boot Mode Select Option, Remap Command
      • Internal Low Power 32 kHz RC and Fast 12 MHz RC Oscillators
      • Selectable 32768 Hz Low-power Oscillator, 16 MHz Oscillator, one PLL for the system and one PLL optimized for USB
      • Six 32-bit-layer AHB Bus Matrix
      • Dual Peripheral Bridge with dedicated programmable clock
      • One dual port 8-channel DMA Controller
      • Advanced Interrupt Controller (AIC)
      • Two Programmable External Clock Signals
      • Low-power Mode
      • Shutdown Controller with four 32-bit General-purpose Backup Registers
      • Clock Generator and Power Management Controller
      • Very Slow Clock Operating Mode, Software Programmable Power Optimization Capabilities
    • Peripherals:
      • LCD Controller
      • USB Device Full Speed with dedicated On-chip Transceiver
      • USB Host Full Speed with dedicated On-chip Transceiver
      • One High-speed SD card and SDIO Host Controller
      • Two Master/Slave Serial Peripheral Interfaces (SPI)
      • Two 3-channel 32-bit Timer/Counters (TC)
      • One Synchronous Serial Controller (SSC)
      • One 4-channel 16-bit PWM Controller
      • Two 2-wire Interfaces (TWI)
      • Four Universal Synchronous Asynchronous Receiver Transmitters (USART)
      • Two Universal Asynchronous Receiver Transmitters (UART)
      • One Debug Unit (DBGU)
      • One 12-channel 10-bit Analog-to-Digital Converter with up to 5-wire resistive Touchscreen support
    • Safety:
      • Crystal Failure Detection
      • Independent Watchdog
      • Power-on Reset Cells
      • Register Write Protection
      • SHA (SHA1 and SHA256) Compliant with FIPS Publication 180-2 (SAM9CN11/SAM9CN12 devices)
    • Cryptography:
      • True Random Number Generator (TRNG) compliant with NIST Special Publication 800-22
      • AES 256-, 192-, 128-bit Key Algorithm compliant with FIPS Publication 197 (SAM9CN11/SAM9CN12 devices)
      • 256 Fuse bits for crypto key and 64 Fuse bits for device configuration, including JTAG disable and forced boot from the on-chip ROM (Secure Boot feature - SAM9CN12 only)
    • I/O:
      • Four 32-bit Parallel Input/Output Controllers
      • 105 Programmable I/O Lines Multiplexed with up to Three Peripheral I/Os
      • Input Change Interrupt Capability on Each I/O Line, optional Schmitt Trigger input
      • Individually Programmable Open-drain, Pull-up and Pull-down Resistor, Synchronous Output
    • Packages:
      • 217-ball BGA, pitch 0.8 mm
      • 247-ball BGA, pitch 0.5 mm
Parametrics
Name
Value
Part Family
SAM9N
Core
ARM926
Max CPU Speed (MHz)
400
Core Voltage Range (V)
0.9 to 1.1
Vbat/Vddbu battery backup
Yes
Internal Oscillator
32KHz
SRAM (KB)
32
L1 Cache Memory (Instructions) (KB)
16
L1 Cache Memory (Data) (KB)
16
DRAM Interface
SDRAM/LPSDRAM/LPDDR/DDR2
DRAM Bus Size (Bits)
16
NAND Interface
Yes
ECC Bits on NAND Interface
24
Number of EBIs
1
SDIO/SD-CARD/eMMC
1
Direct Memory Access Channels
19
Max I/O Pins
105
Pincount
217
UART
7
ISO 7816
4
SPI
6
I2C
2
SSC
1
LIN
Yes
USB Device Only Ports
1 FS
USB Host Only Ports
1 FS
Graphics Controller/GPU
Yes
Graphic LCD
24-bit
Crypto Engine
Yes
ADC Input
12
Max ADC Resolution (bits)
10
Max ADC Sampling Rate (ksps)
440
Hardware RTCC/RTC
Yes
Watch Dog Timer
Yes
Max 16-Bit Digital Timers
6
Input Capture
6
Standalone Output Compare/Standard PWM
6
Temperature Range (C)
-40 to 85

Documents

Jump to:

Data Sheet

Board Design Files

Brochures

User Guides

07/07/2017
3441KB

Development Environment

  • Demo & Evaluation Boards
  • Application Examples
Demo & Evaluation Boards
SAM9CN11 Evaluation Kit
SAM9CN11 Evaluation Kit ( AT91SAM9CN11-EK )
(Not Recommended for new design)

The SAM9CN11-EK evaluation kit enables rapid evaluation and code development of applications running ona SAM9CN11 or a SAM9CN12device.

Learn More
SAM-ICE
SAM-ICE ( AT91SAM-ICE )

SAM-ICE is a JTAG emulator designed for SAMA5, SAM3, SAM4, SAM7 and SAM9 ARM® core-based MCUs and MPUs, including Thumb mode. It supports download speeds up to 720K Bytes per second and maximum JTAG speeds up to 12 MHZ. It also supports Serial Wire Debug (SWD) and Serial Wire Viewer (SWV) from SAM-ICE hardware V6.

Learn More
Add To Cart

RoHS Information

Part Number
Device Weight (g)
Shipping Weight (Kg)
Lead Count
Package Type
Package Width
Solder Composition
JEDEC Indicator
RoHS
China EFUP
AT91SAM9CN11-CUR
0.526700
1.452000
217
LFBGA
15x15x1.46mm
SAC105
e8
AT91SAM9CN11-CU
0.526700
1.507937
217
LFBGA
15x15x1.46mm
SAC105
e8
To see a complete listing of RoHS data for this device, please Click here
Shipping Weight = Device Weight + Packing Material weight. Please contact sales office if device weight is not available.

Buy from the Microchip Store

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy