We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
❮
IP Core
❯

SpaceFibre Multi-Lane Interface

The SpaceFibre Multi-Lane Interface IP Core provides a complete SpaceFibre interface which is able to provide higher data rates than can be provided by a single-lane interface. The total data rate is the lane rate multiplied by the number of lanes. For example, a four-lane interface will provide up to 12.5 Gbit/s in the Microchip RTG4 FPGA and 25 Gbit/s in the RT PolarFire. It is an efficient design and delivers very high data rates using a small percentage of a host FPGA


Buy Now

Features and Benefits

 

  • Fully compliant with the SpaceFibre standard, ECSS-E-ST-50-11C.
  • Delivered as VHDL source code in obfuscated or clear code format.
  • Simple data interfaces based on standard input and output FIFO interfaces (AXI4-Stream) with independent user-defined data read and write AXI clocks.
  • Easy to use with a protocol agnostic interface. No prior knowledge of the SpaceFibre standard is required. The SpaceWire packet size, format and content is arbitrary.
  • Highly configurable, giving flexibility through generics in the VHDL source code

    •  

     

     

    Licensing Options

    For additional information, contact enquiries@star-dundee.com or visit STAR-Dundee

    Documentation

    Title
    spacefibre-multi-lane-interface Link