Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes

SyncE and IEEE® 1588

We offer the industry's broadest timing portfolio focused on synchronization of packet networks. This portfolio includes ITU-T/IEEE standards-compliant Digital Phase Locked Loops (DPLLs) for network synchronization that offer the performance necessary to meet stringent 10G/40G/100G interface requirements for Synchronous Ethernet (SyncE) and IEEE 1588 based applications, including the latest 5G networks, smart grids and automotive Advanced Driver Assistance Systems (ADAS).

Synchronous Ethernet (SyncE) PLLs

  • One, two, three or four DPLL channels
  • Compliance with ITU-T G.8262, G.8262.1, G.813, G.781, G.8261, G.823, and G.824 and Telcordia GR-1244 and GR-253 Stratum 3
  • Loop filter bandwidth from 0.1 MHz to 1 kHz
  • Frequency translation and jitter attenuation of any frequency between < 0.5 Hz and 1045 MHz

IEEE 1588 PLLs and Software

  • One, two, three or four DPLL channels
  • Packet and/or physical layer frequency, phase and time synchronization
  • Physical layer compliance with ITU-T G.8262, G.813, G.812, Telcordia GR-1244, GR-253 and Packet timing compliance with ITU-T G.8261, G.8263, G.8273.2, G.8273.4
  • Precise time performance: monitor, measure, tune, calibrate