We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
❮
IP Core
❯

Curve25519 Key Exchange

Curve25519 compact IP core offers public-key exchange using the X25519 protocol.. The IP core is optimised for both performance and resource efficiency in both FPGA and ASIC implementations, offering versatile functionality across various cryptographic protocols. This IP  implements arithmetic on Curve255191, and provides a security level of 128 bits. Curve25519 is used in numerous contemporary security protocols and applications, including TLS 1.3. It has been designed for easy integration with FPGA- and ASIC-based designs in a vendor-agnostic design methodology, and the functionality of XIP4001C does not rely on any FPGA manufacturer-specific features. 


Buy Now

Features and Benefits

  • Latency: 
    • The execution time of this IP Core is independent of the message and key values (apart from message length), and consequently provides protection against timingbased side-channel attacks.
  • Standard Compliance: 
    • Fully compliant with RFC7748, and can be used as a part of many public-key protocols including IKEv2 (RFC 8031) and TLS 1.3 (RFC 8446)
  • Easy Integration : 
    • Pure RTL without hidden CPU or software components. 
    • Vendor agnostics FPGA/ASIC implementation. 
  • Performance:
    • Despite its small size, it can support more than 100 key exchange operations per second.
    • High throughput Compliant with FIPS 186-5, SP 800-186, SP 800-56A, RFC 7748, RFC 8446, and more.
    • Supports all NIST P curves and user-specified elliptic curves Secure architecture with side-channel protections.
  • Compact Size: 
    •  Has  compact size, requires less than 1k 4-input Lookup Tables and uses only 1-2 multipliers/DSP Blocks2 and one internal memory block in a typical Microchip® FPGA implementation.

Licensing Options

For additional information contact: sales@xiphera.com or visit Xiphera

Documentation

Title
xip4001c_product_brief Link