Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

ZL30105

PDH/SDH System Synchronizer

Status: In Production

Features:

  • Accepts three input references and synchronizes to any combination of 2, 8 kHz, 1.544, 2.048, 8.192, 16.384 or 19.44 MHz inputs
  • Synchronizes to clock-and-sync-pair to maintain minimal phase skew between redundant system clocks
  • Provides a range of clock outputs: 1.544, 2.048, 3.088, 16.384, and 19.44 MHz, and either 4.096 and 8.192 MHz or 32.768 and 65.536 MHz, and a choice of 6.312, 8.448, 44.736 or 34.368 MHz
  • Provides 5 styles of 8 kHz framing pulses and a 2 kHz multi-frame pulse
  • Ultra-low jitter of less than 20 psRMS on the 19.44 MHz clock
  • Less than 600 psp-p intrinsic jitter on all the other clock and frame pulse outputs
View More
Overview
Documents
Development Environment
RoHS Information
Add to Cart

Device Overview

Summary

The ZL30105 is a high-performance DPLL (digital phase-locked loop) designed for synchronization and timing control of redundant system clocks requiring Stratum 3 and SDH timing specifications. The ZL30105 generates SBI, ST-BUS and other TDM clock and framing signals that are phase locked to one of three network references. It helps ensure system reliability by monitoring its references for frequency accuracy and stability and by maintaining tight phase alignment between redundant primary and secondary system clocks even in the presence of high network jitter.
The ZL30105 is intended to be the central timing and synchronization resource for network equipment that complies with ITU-T, Telcordia, ETSI and ANSI network specifications.

Additional Features
  • Accepts three input references and synchronizes to any combination of 2, 8 kHz, 1.544, 2.048, 8.192, 16.384 or 19.44 MHz inputs
  • Synchronizes to clock-and-sync-pair to maintain minimal phase skew between redundant system clocks
  • Provides a range of clock outputs: 1.544, 2.048, 3.088, 16.384, and 19.44 MHz, and either 4.096 and 8.192 MHz or 32.768 and 65.536 MHz, and a choice of 6.312, 8.448, 44.736 or 34.368 MHz
  • Provides 5 styles of 8 kHz framing pulses and a 2 kHz multi-frame pulse
  • Ultra-low jitter of less than 20 psRMS on the 19.44 MHz clock
  • Less than 600 psp-p intrinsic jitter on all the other clock and frame pulse outputs
  • Holdover frequency accuracy of 1x10-8
  • Simple hardware control interface offers manual or automatic hitless reference switching
  • Supports ITU-T G.813 option 1, G.823 for 2048 kbs and G.824 for 1544 kbs interfaces
  • Supports Telcordia GR-1244-CORE Stratum 3/4/4E
  • Supports ANSI T1.403 and ETSI ETS 300 011 for ISDN primary rate interfaces
Parametrics
Name
Value
Type
PDH/SDH
DPLLs or Paths
1
DPLL Bandwidth (Hz)
1.8 Hz, 3.6 Hz or 922 Hz
Inputs
3
Diff Outputs
N/A
CMOS Outputs
11
Typical Jitter (12kHz-20MHz) fs RMS
Up to OC-3/STM-1
Diff InputFreq Range
2 kHz, 8 kHz, 1.544 MHz, 2.048 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz
Output Freq Range
65.536 MHz
NV Memory
N/A
NCO ppb
N/A
Align
4

Documents

Jump to:

Data Sheets

  
613KB

Development tools data is currently unavailable.

RoHS Information

Part Number
Device Weight (g)
Shipping Weight (Kg)
Lead Count
Package Type
Package Dimension
Solder Composition
JEDEC Indicator
RoHS
China EFUP
ZL30105QDG1
0.286700
2.562500
64
TQFP
10x10x1mm
Matte Tin
e3
To see a complete listing of RoHS data for this device, please Click here
Shipping Weight = Device Weight + Packing Material weight. Please contact sales office if device weight is not available.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy