Status: In Production
The SM803xxx is a dual PLL clock generator that achieves ultra-low, 75fs RMS phase jitter. With 12 total outputs and dividers on each output, this device can generate 12 different frequencies up to 850MHz. It accepts a quartz crystal input or a reference clock input.Each output channel is individually configurable to LVPECL, LVDS, HCSL or LVCMOS output logic. For LVCMOS, only the true side of the channel is used. The SM803xxx is packaged in a dual row 84 pin 7mm x 7mm QFN package.
Create an application specific part and order samples with the CLOCKWORKS CONFIGURATOR tool.
Development tools data is currently unavailable.
For pricing and availability, contact Microchip Local Sales.