Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

SY89827L

Status: Not Recommended for new designs

Features:

  • Dual LVPECL or HSTL input, 10 differential 1.5V HSTL compatible outputs
  • Configurable as dual-channel 10 output or a singlechannel 20 output clock driver
  • >500MHz fMAX
  • <50ps within device skew
  • <1.5ns propagation delay
  • <700ps tr/tf time
  • 186fsRMS phase jitter
  • 3.3V core supply, 1.8V output supply
  • Output enable function
  • Available in a 64-Pin EPAD-TQFP
View More
Overview
Documents
Development Environment
RoHS Information
Add To Cart

Device Overview

Summary

The SY89827L is a High Performance Bus Clock Driver with dual 1:10 or single 1:20 HSTL (High Speed Transceiver Logic) output pairs. The part is designed for use in low voltage (3.3V/1.8V) applications which require a large number of outputs to drive precisely aligned, ultra low skew signals to their destination. The input is multiplexed from either HSTL or LVPECL (Low Voltage Positive Emitter Coupled Logic) by the CLK_SEL pin. The Output Enables (OE1 & OE2) are synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state.This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control.The SY89827L features extremely low skew performance of <50ps over temperature and voltage --performance previously unachievable in a standard product having such a high number of outputs. The SY89827L is available in a single space saving package, enabling a lower overall cost solution. For applications that require greater HSTL fanout capability, consider the SY89824L.

Additional Features
    • Dual LVPECL or HSTL input, 10 differential 1.5V HSTL compatible outputs
    • Configurable as dual-channel 10 output or a singlechannel 20 output clock driver
    • Guaranteed AC parameters over temperature and voltage:
      • >500MHz fMAX
      • <50ps within device skew
      • <1.5ns propagation delay
    • <700ps tr/tf time
    • Low jitter design
      • 186fsRMS phase jitter
    • 3.3V core supply, 1.8V output supply
    • Output enable function
    • Available in a 64-Pin EPAD-TQFP
Parametrics
Name
Value
Product Type
Fanout & Buffer and Drivers
Description
Dual 1:10
Input
LVPECL/HSTL
Output
HSTL
Supply Voltage
3.3V
Max Freq (GHz)
0.5
Max Prop Delay (ps)
<1500
Icc (mA)
140
Max Within Device Skew (ps)
<35
OE
True
RPE
False
FSI
False
Input Mux
True
Input EQ
False

Documents

Jump to:

Data Sheets

  
595KB

User Guides


Development tools data is currently unavailable.


Rohs data is currently unavailable.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy