Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

PM5326

ARROW-2x192 SONET/SDH Framer (OC-192/STM-64)

Status: In Production

Features:

  • Dual SONET/SDH framer/aggregator for use in channelized STS-192/STM- 64 and STS-48/STM-16 applications
  • 20 Gbit/s aggregate capacity. Each of the two framers within the device can be independently configured to support:
  • Supports two STS-192/STM-64 streams via two standard OIF SFI-4 interfaces (duplex 16-bit 622 MHz LVDS) for direct connection to SERDES and CRU/CSU devices
  • One STS-192/STS-192c/STM-64/STM-64c stream
  • Four STS-48/STS-48c/STM-16/STM-16c streams
View More
Overview
Documents
Development Environment
RoHS Information
Add to Cart

Device Overview

Summary

The PM5326 ARROW-2x192 is a highly integrated SONET/SDH Transport Framer/Aggregator solution for use in channelized OC-192/STM-64 and OC-48/STM-16 applications.

The ARROW-2x192 device can support up to eight OC-48/STM-64 streams or two OC-192/STM-64 streams. The devices support SONET or SDH protocols. In addition to providing a 20Gbit/s interface for MSPP, ADM and STS-1 cross-connect applications, the ARROW-2x192 can operate in 10G line-to-line mode. In line-to-line mode, data from the SFI-4 line interface is passed (looped) towards the second transmit line interface within the same device. Optionally, traffic can be added or dropped from the system working and protect ports to accommodate any intermediate grooming requirements.

Applications
• Multi Service Provisioning Platforms (MSPP)
• Sub Wavelength Cross Connects
• Add/Drop Multiplexers
• DWDM Platforms
• Channelized Routers and Multi Service Switches

Additional Features
  • Dual SONET/SDH framer/aggregator for use in channelized STS-192/STM- 64 and STS-48/STM-16 applications
  • 20 Gbit/s aggregate capacity. Each of the two framers within the device can be independently configured to support:
    • One STS-192/STS-192c/STM-64/STM-64c stream
    • Four STS-48/STS-48c/STM-16/STM-16c streams
  • Supports two STS-192/STM-64 streams via two standard OIF SFI-4 interfaces (duplex 16-bit 622 MHz LVDS) for direct connection to SERDES and CRU/CSU devices
  • Supports up to eight STS-48/STM-16 via SFI-4 interfaces operating in nibble mode
  • Provides two sets of working, protect, and APS interfaces for connection across system backplanes. Each interface consists of four ESSI (Extended SONET Serial Interface) RASIO 3G links, operating at 2.488 Gbit/s
  • Supports channelized (down to STS-1), concatenated, and arbitrarily concatenated (STS-3cxN) traffic. Changes in traffic configurations are automatically detected
  • Terminates (or monitors) SONET/SDH Section, Line, and Path overhead and provides STS-1 granularity frame alignment and pointer processing
  • Detects and inserts transport and path BIP-8 errors (B1, B2, B3)
  • Detects signal degrade (SD) and signal fail (SF) threshold crossing alarms for B2 and B3
  • Provides overhead passthrough for entire TOH, and re-mapping for B1, B2, M0/M1, and J0 bytes
  • Provides dedicated pins to extract and reinsert the entire transport overhead
  • Provides dedicated pins to extract section and line DCC
  • Supports Automatic Protection Switching:
    • K1/K2 byte filtering and BER monitoring
    • Direct line card APS connections via system side APS ports
  • Supports centralized control of SONET/SDH processing by providing in-band status messaging (Transport, Path, and Equipment Status) on the ESSI ports
  • Provides independent STS-1 Memory Switching Units (MSU) for combined time-slot interchange (TSI) and muxing functions in transmit and receive directions
  • Provides independent STS-1 Memory Switching Units (MSU) at the DROP APS port for grooming traffic to support line card pairing or local traffic termination
  • Can be configured in line to line mode (SFI-4 to SFI-4) while independently adding/dropping traffic to/from working and protect system interfaces:
    • Supports STS-192/STM-64 or STS-48/STM-16 passthrough, or aggregation of 4xSTS-48/STM-16 via SONET multiplexing or byte interleaving
    • Provides line loopback from the line side receive streams to the transmit streams and supports diagnostic loopback on the system side interface

Documents

Jump to:

Data Sheets

Brochures

  
365KB

Development tools data is currently unavailable.

RoHS Information

Part Number
Device Weight (g)
Shipping Weight (Kg)
Lead Count
Package Type
Package Dimension
Solder Composition
JEDEC Indicator
RoHS
China EFUP
PM5326H-FXI
0.000000
21.85714
1292
BBGA
37.5x37.5x3.32mm
SnPb
e0
PM5326-FEI
17.28900
21.85714
1292
BBGA
37.5x37.5x3.32mm
SAC305
e1
To see a complete listing of RoHS data for this device, please Click here
Shipping Weight = Device Weight + Packing Material weight. Please contact sales office if device weight is not available.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy