Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

PM41028

PM41028: PCle Gen4 x28 PSX

Status: Future Product

Features:

  • High-reliability PCIe with robust error containment, hot- and surprise-plug controllers per port, end-to-end data integrity protection, high-quality, low-power SERDES
  • PSX Software Development Kit (SDK) enables customerd ifferentiated solutions in areas such as error containment and surprise-plug
  • Integrated enclosure management processor, I/O interfaces, and SDK for enclosure management firmware development
  • Significant power, cost and board space savings with support for 16 ports, 14 NTBs, and 8 virtual switch partitions and flexible x1, x2, x4, x8, and x16 port bifurcation with norestrictions on configuring ports as either upstream or downstream, or on mapping ports to NTBs
  • NVMe-MI enclosure management for integrated NVMe controller, in-band management supporting SES and native NVMe enclosure management stack and out-of-band management supporting MCTP through I2C
  • Secure system solution with boot image authentication
View More
Overview
Documents
Development Environment
RoHS Information
Add To Cart

Device Overview

Summary

The Switchtec Gen 4 PM41028 PSX programmable PCIe switch comprises programmable and high-reliability switches that supports 28 lanes, 16 ports, 8 virtual switch partitions, 14 Non-Transparent Bridges (NTBs) and hot- and surprise-plug controllers for each port. PSX switches feature advanced error containment, comprehensive diagnostics and debug capabilities, end-to-end data integrity protection, high-quality, low power SERDES and secure boot image authentication.

Typical applications for the PSX family include PCIe SSD enclosures, Flash arrays, multi-host architectures, high-density servers, blade servers, pooled storage/compute and applications that require customized, high-reliability PCIe switching.

For product comparison, please consider: PM41100, PM41084, PM41068, PM41052, PM41036

Additional Features
  • High-reliability PCIe with robust error containment, hot- and surprise-plug controllers per port, end-to-end data integrity protection, high-quality, low-power SERDES
  • PSX Software Development Kit (SDK) enables customerd ifferentiated solutions in areas such as error containment and surprise-plug
  • Integrated enclosure management processor, I/O interfaces, and SDK for enclosure management firmware development
  • Significant power, cost and board space savings with support for 16 ports, 14 NTBs, and 8 virtual switch partitions and flexible x1, x2, x4, x8, and x16 port bifurcation with norestrictions on configuring ports as either upstream or downstream, or on mapping ports to NTBs
  • NVMe-MI enclosure management for integrated NVMe controller, in-band management supporting SES and native NVMe enclosure management stack and out-of-band management supporting MCTP through I2C
  • Secure system solution with boot image authentication
  • High-Performance Non-blocking Switches
    • 28-lane variant
    • Ports bifurcate to ×1*/×2/×4/×8/×16 lanes
    • Up to 14 NTBs assignable to any port
    • Logical non-transparent (NT) interconnect allows for larger topologies
    • Supports 1+1 and N+1 failover mechanisms
  • DMA Controller
    • High-performance, ultra-low latency DMA engine
  • Error Containment
    • Advanced error reporting (AER) on all ports
    • Downstream port containment (DPC) on all downstream ports
    • Completion timeout synthesis (CTS) to prevent an error state in an upstream host due to incomplete non-posted transactions
    • Upstream Error Containment (UEC), a programmable feature that prevents errors from propagating upstream
    • GPIOs configurable for different cable/connector standards
    • Hot- and surprise-plug controllers per port
  • PCIe Interfaces
    • Passive, managed, and optical cables
    • SFF-8644, SFF-8643, SFF-8639, OCuLink and other connectors
  • Diagnostics and Debug
    • Real-time eye capture
    • External loopback
    • Errors, statistics, and performance counters
  • Peripheral I/O Interfaces
    • Up to 11 Two-Wire Interfaces (TWIs) with SMBus support
    • Up to 4 SFF-8485-compliant SGPIO ports
    • Up to 4 UARTs
    • JTAG and EJTAG interface
  • High-Speed I/O
    • PCIe Gen 4 16 GT/s
    • Supports OCuLink cabling, CEM ×16 slots, and other interfaces
  • Manual PHY configuration for optical
  • Power Management
    • Active State Power Management (ASPM)
    • Software-controlled power management
  • ChipLink Diagnostic Tools
    • Extensive debug, diagnostics, configuration, and analysis tools with an intuitive GUI
    • Access to configuration data, management capabilities, and signal integrity analysis tools (such as real-time eye capture)
  • Evaluation Kit
    • The PM42100-KIT Switchtec Gen 4 PCIe switch evaluation kit is a device evaluation environment that supports multiple interfaces
Parametrics
Name
Value
Lanes
28
Ports
16
NTBs
14
Hot Plug Controllers
16
Power Dissipation
29.3
Bandwidth
174

Documents

Jump to:

Supporting Collateral

Brochures


Development tools data is currently unavailable.


Rohs data is currently unavailable.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy