Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

MAX24610

Status: Future Product

Features:

  • Low-Bandwidth DPLL
  • Continuous Input Clock Quality Monitoring
  • Automatic or Manual Clock Selection
  • Programmable Bandwidth, 4Hz to 400Hz
  • Any Output Frequency from <1Hz to 750MHz
  • Output Jitter 0.18 to 0.3ps RMS for APLL-only Integer Multiply and 0.25 to 0.4ps RMS for Other modes (12kHz to 20MHz)
View More
Overview
Documents
Development Environment
RoHS Information
Add to Cart

Device Overview

Summary

The MAX24605 is a flexible, high-performance clock multiplier and jitter attenuator ICs that include a DPLL and two independent APLLs. When locked to one of two input clock signals, the device performs any-to-any frequency conversion. From any input clock frequency 2kHz to 750MHz the devices can produce frequency-locked APLL output frequencies up to 750MHz and as many as 10 output clock signals that are integer divisors of the APLL frequencies. Input jitter can be attenuated by an internal low-bandwidth DPLL. The DPLL also provides glitchless switching between input clocks and numerically controlled oscillator capability. Input switching can be manual or automatic. Using only a low-cost crystal or oscillator, the device can also serve as frequency synthesizer IC. Output jitter is typically 0.18 to 0.3ps RMS for an APLL-only integer multiply and 0.25 to 0.4ps RMS for APLL-only fractional multiply or DPLL+APLL operation.

Additional Features
  • Input Clocks
    • One Crystal Input
    • Three Differential or CMOS/TTL Inputs
    • Differential to 750MHz, CMOS/TTL to 125MHz
    • Continuous Input Clock Quality Monitoring
    • Automatic or Manual Clock Selection
    • Glitchless Reference Switching
  • Low-Bandwidth DPLL
    • Features Suitable for General-Purpose Jitter Attenuation
    • Programmable Bandwidth, 4Hz to 400Hz
    • Attenuates Jitter up to Several UI
    • Glitchless Reference Switching
    • Manual Phase Adjustment
  • Two APLLs Plus 10 Output Clocks
    • APLLs Perform High Resolution Fractional-N Clock Multiplication
    • Any Output Frequency from <1Hz to 750MHz
    • Each Output Has an Independent Divider
    • Output Jitter 0.18 to 0.3ps RMS for APLL-only Integer Multiply and 0.25 to 0.4ps RMS for Other modes (12kHz to 20MHz)
    • Outputs are CML or 2xCMOS, Can Interface to LVDS, LVPECL, CMOS, HSTL, SSTL and HCSL
    • CMOS Output Voltage from 1.5V to 3.3V
  • General Features
    • Automatic Self-Configuration at Power-Up from External EEPROM Memory
    • Uses External Crystal, Oscillator or Clock Signal As Master Clock
    • Internal Compensation for Local Oscillator Frequency Error
    • SPI Processor Interface
    • 1.8V + 3.3V Operation (5V Tolerant)
    • -40 to +85°C Operating Temp. Range
    • 10mm x 10mm CSBGA Package
Parametrics
Name
Value
Type
General Purpose
DPLLs or Paths
1
DPLL Bandwidth (Hz)
4 –400
Inputs
1 XTAL/SE, 3 D/SE
Diff Outputs
10
Low-Jitter Synthesizers
2
General Purpose Synthsizers
2
Typical Jitter (12kHz-20MHz) fs RMS
180
Diff InputFreq Range
2 kHz – 750 M
Output Freq Range
<1 Hz–750 M
NV Memory
Ext EE
NCO ppb
<0.001

Documents

Jump to:

Data Sheets


Development tools data is currently unavailable.

RoHS Information

Part Number
Device Weight (g)
Shipping Weight (Kg)
Lead Count
Package Type
Package Dimension
Solder Composition
JEDEC Indicator
RoHS
China EFUP
MAX24610EXG2
0.327500
1.100000
81
LBGA
10x10x1.47mm
SAC305
e1
To see a complete listing of RoHS data for this device, please Click here
Shipping Weight = Device Weight + Packing Material weight. Please contact sales office if device weight is not available.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy