The SpaceWire IP-Core is compliant with ECSS-E-ST-50-12C, presenting data, control and time-code interfaces. Datarate can be configured dynamically with up to 2x system frequency, either using soft or hard DDR blocks depending on the platform. It has a configurable internal FIFO from 64 to 16384 9-bit words. It can be configured to use APB or AXILite for the configuration bus and AHB/AXI for the data bus (DMA), allowing maximum data rate with minimal CPU involvement. Along with the IP-Core, a Linux driver is provided through which the user can use the port as a character device and make communication more reliable and efficient using DMA and system interrupts.
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
true
Features and Benefits
- Compliant with ECSS-E-ST-50-12C
- EOP/EEP
- Configurable FIFO depth
- Time-codes
- Flow control
- Flight Tested
- Automatic parity insertion and validation
- Automatic time-code validation
Licensing Options
For additional information, contact at: sales@novo.space
Documentation
|
Title
|
||
|---|---|---|
| novospaceethernet | Link |