Mobile Industry Processor Interface (MIPI) Display Serial Interface (DSI) TX IP interfaces with a video timing generator on the input side and an IOD block on the output side to drive a command mode display. The DSI IP transmitter encodes the pixel data compliant to the MIPI DSI standard. This IP Core supports 4 lanes RGB-888 and YCbCr-422 data types and operates in two modes on the physical layer - high-speed mode and low-power mode. In high-speed mode, MIPI DSI supports the transmission of image data using short and long packets. Short packets are used to send control information, and long packets are used to send video content on the DSI lanes. For video data, one long packet is equivalent to one image data line.