The coreI2S IP Core is a configurable interface solution that implements the Inter-IC Sound (I2S) protocol for serial audio data transmission. Supporting both Initiator and Target modes, it accommodates data widths and word select periods of 16, 24, and 32 bits. The IP features separate FIFOs for left and right audio channels, flexible clock division options, and seamless integration with DSPs, microcontrollers, or SoCs. Ideal for stereo and multichannel audio applications, the coreI2S IP enables reliable and standards-compliant audio connectivity in consumer and embedded systems.
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here
true
Features and Benefits
- Supportes I2S Protocol :
- Transmits audio data in serial two's complement format.
- Compatible with standard I2S audio sample resolutions: 16-bit, 24-bit, and 32-bit
- Operational Modes :
- Configurable as Initiator or Target for both transmit and receive paths
- Enables flexible integration depending on system architecture
- Data Handling :
- Separate FIFOs for Left and Right audio channels
- Ensures efficient and synchronized audio stream handling
- Word and Data Width Configurability :
- Supports word select periods of 16, 24, and 32 bits
- Compatible with audio data widths of 16, 24, and 32 bits
- I2S Line Interface :
- Serial Clock (SCK): Synchronizes data transmission
- Word Select (WS/LRCK): Indicates left or right channel
- Serial Data (SD): Carries audio data
Licensing Options
Free with any Libero License
Documentation
|
Title
|
||
|---|---|---|
| I2S Protocol IP User Guide | Download |