We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here
❮ ❯

CoreTSN

CoreTSN is compliant with IEEE® 802.1Q standards, is engineered to support Time Sensitive Networking (TSN) operations over 1Gbps Ethernet. As a Layer 2 technology, it leverages Precision Time Protocol (PTP) hardware timestamps as per IEEE 1588 to synchronize network clocks, drastically reducing jitter error. This core prioritizes and schedules Ethernet frames using Virtual Local Area Network (VLAN) tags with Priority Code Points (PCP), ensuring low-latency transmission for high-priority packets. The IP offers flexible, future-proof connectivity for multi vendor TSN networks, streamlining the development of real-time applications.


Buy Now

Features and Benefits

  • 1 Gbps TSN Standalone Ethernet Endpoint: 
    • One Ethernet port, one host processor interface and a fabric interface for versatile deployment options.
  • Traffic Shaping:
    • IEEE 802.1Qbv for Traffic scheduling, credit-based shaper is not supported.
    • IEEE 802.1Qbu for Frame Preemption for efficient traffic management.
    • Supports up to 8 traffic classes following VLAN (IEEE 802.1Q), facilitating bandwidth reservation and allocation per traffic class. 
    • Programmable priority Queues (max 8). 
    •  IEEE 802.1Qci for Per-Stream Filtering and Policing for enhanced traffic control and management.
  • Time Synchronization:
    • IEEE 802.1 AS-2020 and IEEE 1588 for precise timing and synchronization in time-sensitive applications.
    • Medium Access Control (MAC) support as per IEEE 802.3.
  • Interfaces: 
    • Advanced Peripheral Bus (APB) register interface for register configuration.
    • Gigabit Media-Independent Interface (GMII) support at the line side.
    • Management Data Input/Output (MDIO) interface for the PHY configuration.

Documentation

Title
CoreTSN User Guide Download