The Video and Electronics Standard Association (VESA) standard defines standard timing signals for interfacing witha display such as a monitor. The display controller generates display synchronization signals based on the VESA standard for various display resolutions. It generates the horizontal and vertical sync signals, the horizontal and vertical active signals, and the frame end and data enable signals. The display controller IP generates signals which enable to read frame buffers from the Double Data Rate (DDR) memory. This helps in synchronizing a video source, such as a camera, to the display device. Display controller IP supports enabling/disabling the video pipeline delay compensation logic within the IP.