Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

SY89826L

Status: In Production

Features:

  • High-performance, 1GHz LVDS fanout buffer/ translator
  • 22 differential LVDS output pairs
  • >1GHz fMAX
  • <50ps within device skew
  • <400ps tr/tf time
  • Low jitter performance
  • <1psrms cycle-to-cycle jitter
  • <1ps (pk-pk) total jitter
  • 2:1 mux input accepts LVDS and LVPECL
  • 3.3V supply voltage
  • LVDS input includes internal 100Ω termination
  • Output enable function
  • Available in a 64-Pin EPAD-TQFP
View More
Overview
Documents
Development Environment
RoHS Information
Add To Cart

Device Overview

Summary

The SY89826L is a precision fanout buffer with 22 differential LVDS (Low Voltage Differential Swing) output pairs. The part is designed for use in low voltage 3.3V applications that require a large number of outputs to drive precisely aligned, ultra low-skew signals to their destination.The input is multiplexed from either LVDS or LVPECL (Low Voltage Positive Emitter Coupled Logic) by the CLK_SEL pin. The OE (Output Enable) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control.The SY89826L features a low pin-to-pin skew of less than 50ps--performance previously unachievable in a standard product having such a high number of outputs.The SY89826L is available in a single space saving package, enabling a lower overall cost solution.

Additional Features
    • High-performance, 1GHz LVDS fanout buffer/ translator
    • 22 differential LVDS output pairs
    • Guaranteed AC parameters over temperature and voltage:
      • >1GHz fMAX
      • <50ps within device skew
      • <400ps tr/tf time
    • Low jitter performance
      • <1psrms cycle-to-cycle jitter
      • <1ps (pk-pk) total jitter
    • 2:1 mux input accepts LVDS and LVPECL
    • 3.3V supply voltage
    • LVDS input includes internal 100Ω termination
    • Output enable function
    • Available in a 64-Pin EPAD-TQFP
Parametrics
Name
Value
Product Type
Fanout & Buffer and Drivers
Description
2:22
Input
LVPECL/LVDS
Output
LVDS
Supply Voltage
3.3
Max Freq (GHz)
1
Max Prop Delay (ps)
1250
Icc (mA)
175
Max Within Device Skew (ps)
50
OE
True
RPE
False
FSI
False
Input Mux
True
Input EQ
False
Output Type
LVDS

Documents

Jump to:

Data Sheets

  
120KB

User Guides


Development tools data is currently unavailable.

RoHS Information

Part Number
Device Weight (g)
Shipping Weight (grams)
Lead Count
Package Type
Package Width
Solder Composition
JEDEC Indicator
RoHS
China EFUP
SY89826LHY-TR
0.261300
0.904600
64
TQFP
10x10x1.0mm
Matte Tin
e3
SY89826LHY
0.261300
1.607500
64
TQFP
10x10x1.0mm
Matte Tin
e3
To see a complete listing of RoHS data for this device, please Click here
Shipping Weight = Device Weight + Packing Material weight. Please contact sales office if device weight is not available.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy