Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

SY100S331

Triple D Flip-Flop

Status: Not Recommended for new designs

Features:

  • Max. toggle frequency of 800MHz
  • Differential outputs
  • IEE min. of -80mA
  • Industry standard 100K ECL levels
  • Extended supply voltage option:
  • VEE= -4.2V to -5.5V
  • Voltage and temperature compensation for improved noise immunity
  • Internal 75K input pull-down resistors
  • 150% faster than National or Signetics
  • 40% lower power than National or Signetics
  • Function and pinout compatible with National and Signetics F100K
  • Available in 28-pin PLCC package
View More
Overview
Documents
Development Environment
RoHS Information
Add To Cart

Device Overview

Summary

The SY100S331 offers three D-type, edge-triggered master/slave flip-flops with true and complement outputs, designed for use in high-performance ECL systems. Each flip-flop is controlled by a common clock (CPc), as well as its own clock pulse (CPn). The resultant clock signal controlling the flip-flop is the logical OR operation of these two clock signals. Data enters the master when both CPc and CPn are LOW and enters the slave on the rising edge of either CPc or CPn (or both) .Additional control signals include Master Set (MS) and Master Reset (MR) inputs. Each flip-flop also has its own Direct Set (SDn) and Direct Clear (CDn) signals. The MR, MS, SDn and DCn signals override the clock signals. The inputs on this device have 75K pull-down resistors.

Additional Features
    • Max. toggle frequency of 800MHz
    • Differential outputs
    • IEE min. of -80mA
    • Industry standard 100K ECL levels
    • Extended supply voltage option:
    • VEE= -4.2V to -5.5V
    • Voltage and temperature compensation for improved noise immunity
    • Internal 75K input pull-down resistors
    • 150% faster than National or Signetics
    • 40% lower power than National or Signetics
    • Function and pinout compatible with National and Signetics F100K
    • Available in 28-pin PLCC package
Parametrics
Name
Value
Description
Triple D Flip Flop.
Supply Voltage
5
Max Freq (GHz)
0.8
OE
False
RPE
False
FSI
False
Input Mux
False
Input EQ
False
Channels
Single

Documents

Jump to:

Application Notes


Development tools data is currently unavailable.


Rohs data is currently unavailable.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy