This 40,000 to 50,000-gate fully PCI-compliant, SRAM-based FPGA features distributed 10-ns programmable synchronous/asynchronous, dual-port/single-port SRAM, 8 global clocks, Cache Logic® ability (partially or fully reconfigurable without loss of data), and automatic component generators. It has a 384 I/O count and supports 3.3-V designs. This FPGA can be used as a coprocessor for high-speed (DSP/processor-based) designs by implementing a variety of computation intensive, arithmetic functions. It is designed to quickly implement high-performance, large gate count designs through the use of synthesis and schematic-based tools used on a PC or Sun platform.
Development tools data is currently unavailable.
Buying option currently unavailable