CoreSDR_AHB provides a high-performance interface to Single Data Rate (SDR) Synchronous DynamicRandom Access Memory (SDRAM) devices. CoreSDR_AHB accepts read and write commands usingthe Advanced High-performance Bus (AHB) slave interface and translates these requests to thecommand sequences required by SDRAM devices.