Microchip’s dsPIC33CK64MP10X family of digital signal controllers (DSCs) features a single 100 MIPS 16-bit dsPIC® DSC core with integrated DSP and enhanced on-chip peripherals. These DSCs enable the design of digital power, motor control, high-performance general-purpose and robust applications. 

In the digital power segment, this family of devices is ideal for PFC applications, wireless power and high-density DC-DC applications. These DSCs are also well suited for switched mode power supplies such as AC/DC, DC/DC, UPS and PFC, providing high-precision digital control of buck, boost, fly-back, half-bridge, full-bridge, LLC and other power circuits to reach the highest possible energy efficiency.

In the motor control segment, this family is suited for lowest cost automotive, consumer and industrial applications. These DSCs are ideal for the control of BLDC, PMSM, ACIM, SR and stepper motors.

The rich feature set in this family of devices also make this family a very good fit for automotive sensors and industrial automation.

The dsPIC33CK product family has many features that help simplify functional safety certifications for ASIL-B and ASIL-C focused applications including: 
• Functional Safety Manual, FMEDA and Diagnostic Software available under NDA upon request to your local sales office
• Learn more about 16-bit Functional Safety capabilities including hardware, software, and supporting collateral

• Operating Conditions
• 3.0V to 3.6V, -40ºC to +150ºC, DC to 100 MIPS
• dsPIC33CK DSC Core
• Up to 64 KBytes of Program Flash with ECC
• Up to 8 KBytes of Data SRAM with Memory Built in Self-Test (MBIST)
• Modified Harvard architecture with 16-bit data and 24-bit instructions
• Code efficient (C and Assembly) CPU architecture designed for real-time applications
• Sixteen 16-bit working registers
• 4 sets of interrupt context saving registers, including ACC and CPU status for fast interrupt handling
• Single-cycle, mixed-sign 32-bit MUL
• Fast 6-cycle hardware 32/16 and 16/16 DIV
• Dual 40-bit fixed point Accumulators (ACC) for DSP operations
• Single-cycle MAC/MPY with dual data fetch and result write-back
• Zero overhead looping support
• High-Speed PWM Module
• 4 independent PWM pairs (8 total outputs) with up to 250ps resolution
• Dead-time insertion for rising and falling edges and dead-time compensation support
• Clock chopping for high-frequency operation
• Fault and current limit inputs
• Flexible trigger configuration for ADC triggering
• Advanced Analog Features
• 3 12-bit 3.5 MSPS ADC Modules each with 2 dedicated SARs and 1 shared SAR cores (3 S&Hs)
• 12, 16, 19 ADC input channels (depending on package)
• 4 digital comparators for reducing CPU overhead
• 4 oversampling filers up to 256x for increased resolution (up to 16-bits)
• 3 analog comparators (15ns) with dedicated 12-bit DACs with hardware slope compensation
• Up to 3 op amps with internal connection to ADC Module
• Timer/Counters/Output Compare/Input Capture
• 11 16-bit timer/counters (up to 5 32-bit)
• 4 SCCP
• 1 MCCP
• 10 PWM outputs
• Peripheral Trigger Generator (PTG) for scheduling complex sequences
• 2 Quadrature Encoder Interface (QEI) Modules for optical encoder support
• Communication Interfaces
• 3 UARTs (15 Mbps) with automated protocol handling for LIN/J2602, DMX and IrDA®
• 3 4-wire SPI/I2S up to 40 MHz with dedicated pins
• 2 I2C Modules (up to 1 Mbps) with SMBus support
• 2 Single-Edge Nibble Transmission (SENT) Modules for sensor interfacing
• 4 DMA channels supporting UART, SPI, ADC, IC, OC and Timer data transfers
• Special Features
• 4 Configurable Logic Cell (CLC) Modules with user defined logic gate circuits
• Programmable Pin Select (PPS) for peripheral pin function mapping
• On-chip temperature sensor with direct ADC Module connection
• Clock and Power Management
• On-chip 8 MHz Fast RC (FRC) and 32 kHz Low-Power RC (LPRC) oscillators
• Programmable PLLs with external oscillator clock sources and Reference Clock Output (REFO)
• Fail-Safe Clock Monitor (FSCM) with 8 MHz Back-up Fast RC (BFRC) oscillator
• Low-Power management modes - Sleep, Idle and Doze
• Integrated Power-on Reset (POR) and Brown-Out Reset (BOR)
• Debugger Development Support
• In-Circuit and in application programming and debug support (ICSP)
• On-chip debug trace buffer and run-time watch with 3 complex and 5 simple breakpoints
• IEEE 1149.2 (JTAG) boundary scan support
• Safety Features
• Dead-Man Timer (DMT) safety feature clocked by instruction fetches
• Watch Dog Timer (WDT)
• CodeGuard™ security for program FLASH
• Programmable Cyclic Redundancy Check (CRC)
• FLASH ECC Fault Injection testing feature
• ICSP™ write inhibit
• Class B Safety Library, IEC 60730
• Functional Safety support (ISO26262)
• ASIL-B & ASIL-C focused applications
• FMEDA, Diagnostic Software and Functional Safety manual available under NDA upon request to your sales office
• Functional Safety hardware features
• Multiple redundant clock sources
• I/O Port read-back
• Analog peripherals redundancies
• Windowed Watchdog Timer
• RAM BIST
• Hardware traps
• SFR locks
• Write protection
• Shadow working registers