Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

PM42100

PAX 100xG4 Gen 4 Advanced Fabric PCIe Switch

Status: In Production

Features:

  • High-performance PCIe fabric connectivity to a pool of GPUs, NVMe SSDs, and other endpoints, that overcomes the limitations of PCIe tree-based topologies for rack scale multi-host systems
  • High-reliability PCIe with robust error containment, hot- and surprise-plug controllers per port, end-to-end data integrity protection, high-quality, low power SerDes
  • Multi-host sharing of SR-IOV and multifunction endpoints
  • Significant power, cost, and board space savings with support for up to 52 ports and flexible ×1, ×2, ×4, ×8, and ×16 port bifurcation with no restrictions on configuring ports as either upstream or downstream
  • PAX Software Development Kit (SDK)
  • Comprehensive diagnostics and debugging
View More
Overview
Documents
Development Environment
RoHS Information
Add to Cart

Device Overview

Summary

The Switchtec Gen 4 PM42100 PAX Advanced Fabric PCIe switch is a programmable, high reliability switch supporting high performance PCIe fabric connectivity to a shared pool of GPUs, NVMe, SSDs and other endpoints, multi-host sharing of single-root input/output virtualization (SR-IOV) endpoints, 100 lanes, 52 ports, and hot- and surprise-plug controllers for each port.  PAX switches features advanced error containment, comprehensive diagnostics and debug capabilities, a wide breadth of I/O interfaces, and an integrated MIPS processor. PAX switches utilize a system-on-chip architecture that optionally enables customer differentiated solutions through firmware customization and enhancements.

Applications for the PAX family include scalable multi-host systems, SR-IOV-enabled JBOFs, composable GP-GPU fabrics, disaggregated systems and rack scale architectures.

Additional Features
  • High-performance PCIe fabric connectivity to a pool of GPUs, NVMe SSDs, and other endpoints, that overcomes the limitations of PCIe tree-based topologies for rack scale multi-host systems
  • High-reliability PCIe with robust error containment, hot- and surprise-plug controllers per port, end-to-end data integrity protection, high-quality, low power SerDes
  • Multi-host sharing of SR-IOV and multifunction endpoints
  • Significant power, cost, and board space savings with support for up to 52 ports and flexible ×1, ×2, ×4, ×8, and ×16 port bifurcation with no restrictions on configuring ports as either upstream or downstream
  • PAX Software Development Kit (SDK)
  • Comprehensive diagnostics and debugging
  • PCIe Fabrics and Multi-host SR-IOV Sharing
    • High-performance PCIe fabric connectivity to a pool of GPUs, NVMe SSDs, and other endpoints, that overcomes the limitations of PCIe tree-based topologies for rack scale multi-host systems
    • Multi-host sharing of SR-IOV and multifunction endpoints
    • Virtualization of entire PCIe domains and endpoints with physical and virtual functions (for example, SR-IOV NVMe SSDs)
  • High-Performance Non-blocking Switching
    • Up to 174 GBps switching capacity
    • 100-lane variant
    • Ports bifurcate to ×1*/×2/×4/×8/×16 lanes
  • Error Containment
    • Advanced error reporting (AER) on all ports
    • Downstream port containment (DPC) on all downstream ports
    • Poisoned TLP blocking
    • Completion timeout synthesis (CTS) to prevent an error state in an upstream host due to incomplete non-posted transactions
    • Hot- and surprise-plug controllers per port
    • GPIOs configurable for different cable/connector standards
  • PCIe Interfaces
    • Passive, managed, and optical cables
    • SFF-8644, SFF-8643, SFF-8639, OCuLink and other connectors
  • Diagnostics and Debug
    • Real-time eye capture
    • External loopback
    • Errors, statistics, and performance counters
  • High-Speed I/O
    • PCIe Gen 4 16 GT/s
    • Supports OCuLink cabling, CEM ×16 slots, and other interfaces
  • ChipLink Diagnostic Tools
    • Extensive debug, diagnostics, configuration, and analysis tools with an intuitive GUI
    • Access to configuration data, management capabilities, and signal integrity analysis tools (such as real-time eye capture)
  • Evaluation Kit
    • The PM42100-KIT Switchtec Gen 4 PCIe switch evaluation kit is a device evaluation environment that supports multiple interfaces including optical PCIe-compliant link training and manual PHY configuration.
  • * x1 natively on four lanes
Parametrics
Name
Value
Lanes
100
Ports
52
Hot Plug Controllers
52
Product Name
PAX 100xG4
Generation
Gen 4

Documents

Jump to:

Supporting Collateral

Brochures


Development tools data is currently unavailable.

RoHS Information

Part Number
Device Weight (g)
Shipping Weight (Kg)
Lead Count
Package Type
Package Dimension
Solder Composition
JEDEC Indicator
RoHS
China EFUP
PM42100B-FEI
22.43730
11.42857
1467
BBGA
40x40x4.03mm
SAC305
e1
To see a complete listing of RoHS data for this device, please Click here
Shipping Weight = Device Weight + Packing Material weight. Please contact sales office if device weight is not available.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy