Processor (software) is responsible to manage transfer for endpoint 0 (default control endpoint). IP core has AXI4 interface by which processor can communicate with IP core. This provides flexibility to the user to manage enumeration data. In this IP core, for non-zero endpoint, there is an AXI4 interface. Software needs to pass data to be transferred using this AXI4 interface
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
true
Features and Benefits
- Supports LS (1.5 Mbps), FS (12 Mbps) and HS (480 Mbps) modes
- Supports Control, Bulk, Interrupt and Isochronous transfers
- Capable to support up to 31 endpoints (1 default control endpoint +15 IN/OUT endpoints)
Licensing Options
For additional information, visit SLS webpage or contact SLS through info@slscorp.com email.
Documentation
|
Title
|
||
|---|---|---|
| usb_2-0-device_software_enumeration | Link |