We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
❮ ❯

CoreTBItoEPCS

A bridge exists between the ten-bit interface (TBI) and external physical coding sublayer (EPCS). It has aten-bit transmit/receive interface on the TBI side and a 20-bit transmit/receive interface on EPCS side.


Buy Now

Features and Benefits

  • TBI and EPCS clocks are asynchronous to each other.
  • TBI clock frequency = 62.5 MHz and EPCS clock frequency = 125 MHz.
  • Data on the TBI (TCGF/RCGF) bus comes with double data rate.

    • Licensing Options

    Free with any Libero License

    Documentation

    Title
    HB0389: CoreTBItoEPCS v2.2 Download