We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!

COREDDR_LITEAXI


CoreDDR_LiteAXI IP converts AXI4 transactions to PolarFire DDR Native interface transactions thataccess DDR memory through AXI4 interface. This IP is a lighter version of AXI to DDR Native interface,which supports only the AXI INCR transactions


Features and Benefits


  • AXI4 protocol
  • 1:1 synchronous clock
  • 32 to 40-bit AXI address bus
  • Single or burst transfers
  • Only AXI4 increment transfers
  • Maximum of 16-bit ID width
  • Licensing Options


    Free with any Libero License

    Documentation


    Title
    CoreDDR_LiteAXI_HB.pdf Download