The SpaceFibre Single-Lane Interface IP Core provides a complete SpaceFibre interface which can provide data rates up to 3.125 Gbit/s in the RTG4 and 6.25 Gbit/s in the RT PolarFire after TMR (can work much faster without TMR). It is an efficient design that uses a small portion of a host FPGA, less than 2% of an RTG4 and around 1% of an RT PolarFire (including TMR). This leaves most of the FPGA for the user application.
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here
true
Features and Benefits
- Fully compliant with the SpaceFibre standard, ECSS-E-ST-50-11C.
- Delivered as VHDL source code in obfuscated or clear code format.
- Simple data interfaces based on standard input and output FIFO interfaces (AXI4-Stream) with independent user-defined data read and write AXI clocks.
- Easy to use with a protocol agnostic interface. No prior knowledge of the SpaceFibre standard is required. The SpaceWire packet size, format and content is arbitrary.
Licensing Options
For additional information, contact enquiries@star-dundee.com or visit STAR-Dundee
Documentation
|
Title
|
||
|---|---|---|
| spacefibre-single-lane-interface | Link |