CoreRSDEC is a register transfer level (RTL) generator that produces a Microsemi® fabricprogrammable gate array (FPGA)-optimized Reed-Solomon (RS) decoder core based on user-definedparameters.
Available with Gold and Platinum licenses
Title
|
||
---|---|---|
CoreRSDEC_HB.pdf | Download |