We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here

CoreQSE


CoreQSE is a high-performance Ethernet MAC and PCS IP core that enables standards-compliant Gigabit and 2.5 Gigabit Ethernet connectivity in FPGA-based systems. Compliant with IEEE 802.3-2022, the IP supports both 1000BASE-X and 2500BASE-X operation through a 20-bit transceiver interface, providing a scalable networking solution for embedded, industrial, communications, and edge computing applications.  The IP integrates seamlessly into FPGA designs through industry-standard AXI4-Stream and AXI4-Lite interfaces, simplifying system integration while enabling high-throughput packet processing. CoreQSE includes advanced Ethernet capabilities such as jumbo frame support, VLAN tagging and filtering, programmable packet handling, pause-frame based flow control, Wake-on-LAN functionality, frame filtering, and detailed performance monitoring through statistics counters. Optimized for Microchip PolarFire® and RT PolarFire® FPGA families, CoreQSE delivers efficient resource utilization and rapid deployment through Libero® SoC Design Suite integration.

NOTE: CoreGbE_MR has been EOL, and has been replaced by CoreQSE


Features and Benefits


  • Ethernet Standards Compliance
    • IEEE 802.3-2022 compliant architecture
    • Supports 1000BASE-X Ethernet
    • Supports 2500BASE-X Ethernet
    • MAC and PCS functionality integrated into a single solution
  • High-Performance Connectivity
    • 1 Gbps Ethernet operation
    • 2.5 Gbps Ethernet operation
    • 20-bit transceiver interface
    • Optimized packet processing architecture
  • AXI Interface Support
    • AXI4-Stream data interface
    • AXI4-Lite control interface
    • Simplified SoC and FPGA integration
    • Standardized communication architecture
  • Advanced Packet Processing
    • Programmable Ethernet preamble
    • Programmable frame check sequence (FCS)
    • Configurable frame padding
    • Programmable inter-packet gap (IPG)
    • Flexible packet handling capabilities

Licensing Options


Obfuscated version will be free with any Libero license, for clear RTL  please contact Microchip Technology Technical Support Portal

Documentation


Title
CoreQSE IP User Guide Download



Live Chat

Need Help?

Privacy Policy