We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here
Cross-reference search
❮ ❯

COREAHBL2AHBL_BRIDGE

CoreAHBL2AHBL_Bridge provides solutions for applications where the AHB master and AHB slaveoperate in two different clock domains that are asynchronous in nature. Its function is to create the linkbetween AHB master transactions going to the AHB slave by functioning as a bridge slave for the AHBmaster interface and a bridge master for the AHB slave interface


Buy Now

Features and Benefits

  • Two different asynchronous clock domains for master and slave interfaces
  • Single read, single write transactions
  • Burst Mode: INCR and WRAP with busy transfer type
  • Extended HREADY

    • Licensing Options

    Free with any Libero License

    Documentation

    Title
    CoreAHBL2AHBL_Bridge_HB.pdf Download