Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here
true
AN44044
| Title |
Title
Implementation of external DRAM on SAMA5D2 Devices
|
|---|---|
| Name |
Name
AN44044
|
| Date |
Date
12/11/2016
|
| Product Categories |
Product Categories
32-bit MPU
|
| Description |
Description
This application note helps the developer design a system using different types of external DRAM memory.
|
Silicon Products
| Description | Product |
Description |
|---|---|---|
|
ATSAMA5D26
ARM Cortex-A5 with DDR3(L) support
|
ATSAMA5D26 | ARM Cortex-A5 with DDR3(L) support |
|
ATSAMA5D27
ARM Cortex-A5 with DDR3(L) support
|
ATSAMA5D27 | ARM Cortex-A5 with DDR3(L) support |
|
ATSAMA5D21
AR Cortex-A5 with multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3.
|
ATSAMA5D21 | AR Cortex-A5 with multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3. |
|
ATSAMA5D22
AR Cortex-A5 with multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3.
|
ATSAMA5D22 | AR Cortex-A5 with multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3. |
|
ATSAMA5D23
A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash.
|
ATSAMA5D23 | A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. |
|
ATSAMA5D24
A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash.
|
ATSAMA5D24 | A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. |
|
ATSAMA5D28C-D1G
A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with 1Gbit DDR2 memory.
|
ATSAMA5D28C-D1G | A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with 1Gbit DDR2 memory. |
|
ATSAMA5D28C-LD2G
A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with 2Gbit LPDDR2 memory.
|
ATSAMA5D28C-LD2G | A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with 2Gbit LPDDR2 memory. |
|
ATSAMA5D29
A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash.
|
ATSAMA5D29 | A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. |
|
ATSAMA5D28C-LD1G
A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with 1Gbit LPDDR2 memory.
|
ATSAMA5D28C-LD1G | A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with 1Gbit LPDDR2 memory. |
|
ATSAMA5D28
A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash.
|
ATSAMA5D28 | A high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. |
|
ATSAMA5D29-TA100
ATSAMA5D29-TA100 System in Package
|
ATSAMA5D29-TA100 | ATSAMA5D29-TA100 System in Package |