We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here

CoreSmartBERT


The CoreSmartBERT core provides a broad-based evaluation and demonstration platform for PolarFire® and PolarFire SoC transceivers. CoreSmartBERT is configurable to use different transceivers, clocking topologies, line rates, and reference clock rates. Data pattern generators and checkers are included for each transceiver, giving several different Pseudo Random Binary Sequences (PRBS) (27 , 29 , 223, and 231). The purpose of this IP core is to add more test features for the transceiver, so that the end user can evaluate the Physical Media Attachment (PMA) functionality of transceiver on a board. 


Features and Benefits


  • Ability to support PolarFire and PolarFire SoC Transceiver built-in PRBS generator or checker.
  • Ability to generate a list of patterns.
  • Ability to insert an error into the transmit pattern.
  • Ability to support checking of errors in the receive pattern.
  • Ability to instantiate the pattern functionality several times to support multiple lanes simultaneously.
  •  

     

    Licensing Options


    Free with any Libero License

    Documentation


    Title
    CoreSmartBERT User Guide Download