The CoreMemCtrl is an advanced high-performance bus (AHBL) slave component that interfaces toexternal flash and SRAM memory devices. Both synchronous and asynchronous SRAM are supported.
Free with any Libero License
|
Title
|
||
|---|---|---|
| CoreMemCtrl_HB.pdf | Download |
Live Chat