The CNN Accelerator IP achieves accelerated CNN inference through single-clock-cycle parallel execution of digital signal processing (DSP) operations. A CNN consist of several types of layers connected in sequence like Convolution, Maxpool, ReLU, Fully connected layer, etc. The IP executes some of these layers sequentially and some of the layers simultaneously. The CNN accelerator IP interfaces to a DDR arbiter that enables multiple reads and writes.
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
true
Features and Benefits
- Enables multiple reads and writes.
- UART can be used to generate the data used for configuring the scheduler.
- Handles diverse CNN layers (Convolution, Maxpool, ReLU, etc.) with configurable kernel sizes, strides, and padding.
- Supports 2D, depth-wise, and point-wise convolutions.
- Network configuration via generated data files for easy deployment.
Licensing Options
Free with any Libero License
Documentation
|
Title
|
||
|---|---|---|
| Microsemi_UG0943_CNN_Accelerator_IP_User_Guide.pdf | Download |