We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!

CoreJESD204BRX


CoreJESD204BRX is the receiver conforming to the JEDEC JESD204B standard. This specification describes a high speed serial interface for data converters. This IP core supports 2 default data rates, 1.25 Gbps and 2.5 Gbps per lane. This means 10Gbps can be achieved across the 4 lanes of the CoreJESD204BRx for most configurations. The Core can be reconfigured through the APB interface to allow EPCS mode to achieve a higher data rates.


Features and Benefits


  • Designed to JEDEC JESD204B specification
  • Enables interfacing of JESD204B compliant DAC convertors with SmartFusion2
  • Supports 1, 2, 4, or 8 lanes
  • Supports Subclasses 0, 1 and 2
  • Sync, signal encoding
  • Performs word alignment
  • Performs 8B/10B decoding
  • Recovers link configuration parameters
  • Licensing Options


    Available with Gold, Platinum and Standalone licenses

    Documentation


    Title
    HB0430: CoreJESD204BRX Handbook Download