IPsec (Internet Protocol Security) is a widely implemented protocol to secure communications across the Internet. Xiphera’s Ipsec extreme speed IP core enhances secure communication at layer three (Network) of the OSI model, ensuring the authenticity and confidentiality of data traffic with up to 400G linerates. It leverages the Advanced Encryption Standard (AES) in Galois Counter Mode (GCM) with a 256-bit key length, for Encapsulating Security Payload (ESP) frame processing within the IPsec protocol.
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
true
Features and Benefits
- Performance:
- The extreme-speed IPSEC AES-256 achieves a throughput exceeding 200 Gbps in modern high-end FPGAs and ASICs.
- Does not require any extra interpacket gap cycles even when it processes short packets.
- The latency is fixed, and it does not depend on the length of the input packet.
- Standard Compliance:
- Compliant with RFC4303 [3].
- The cipher suite (AES-256GCM) is fully compliant with the Advanced Encryption Algorithm (AES) standard [1], as well as with the Galois Counter Mode (GCM) standard [2].
- Easy Interfacing:
- Uses a streaming interface for payload data and side-channel signalling for the required ESP packet parameters.
Licensing Options
For additional information contact: sales@xiphera.com or visit Xiphera
Documentation
|
Title
|
||
|---|---|---|
| xip7013e | Link |