The MIV_ESS v2.0 is a Mi-V ecosystem IP core available for the Microchip FPGA and System-on-Chip (SoC) FPGAdevice families. The core is a multi-featured, highly-configurable, Extended Subsystem (ESS), which supports bothbootstrap and base peripherals. It is specifically designed to use with the MIV_RV32 soft processor.
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here
true
Features and Benefits
- Designed for low-power FPGA implementations.
- Highly configurable, compact, and extended subsystem solution for the MIV_RV32 soft proce
- APB interface to access subsystem memory-mapped peripherals.
- Seven optional external APB interfaces to connect additional peripheral
Licensing Options
Free with any Libero License