The CoreQSGMII provides a solution to combine four SGMII lines into a single 5.0 Gbps link. TheCoreQSGMII module takes each of the four gigabit/media independent interface data stream andencodes it into 10-bit symbols per port to form a 40-bit interface to the Transceiver
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here
true
Features and Benefits
- Compliant with Cisco Systems' proprietary QSGMII Specification, Revision 1.2
- Four independent 10/100/1000 Mbps ports
- Implement SGMII adaptation for 10/100/1000 operation of each port
- Implements 8b/10b encoder/decoder and PCS Transmit function for each port in accordance withIEEE Standard 802.3 Clause 36 modified to support QSGMII
- K28.5 swapper on Port 0 in the transmit path as per the QSGMII specification
Documentation
|
Title
|
||
|---|---|---|
| CoreQSGMII User Guide | Download |