We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X

Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here

Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here

Complete your profile to access more resources. Update Here

❮ ❯

CorePCS

CorePCS provides the 8B10B function for the physical coding sublayer for Gigabit Ethernet as defined inthe IEEE 802.3z specification.

Features and Benefits

8B10B encoding in the transmitter lane.

Word alignment and 8B10B decoding in the receiver lane.

EPCS data width of 10, 20, 40, or 80 bits can be selected, depending on the EPCS_DWIDTHparameter.

The core can be configured as a transmitter only, receiver only, or both transmitter and receiver,depending on the LANE_MODE parameter.

Supports 8, 16, 32, or 64 bit word alignment, depending on the SHIFT_EN parameter.

Fixed or configurable COMMA character detection options for word alignment.

Free with any Libero License

Title
CorePCS_HB.pdf	Download