CoreLNSQRT computes natural logarithm and square root for fixed-point positive inputs in FPGA datapaths that need these functions without relying on processor software. It is intended for designs where shift-and-add hardware is preferred over general-purpose arithmetic, helping reduce integration effort for math-intensive signal processing and control functions. The core is based on the CORDIC, or Coordinate Rotation Digital Computer, algorithm in hyperbolic mode, and extends the usable input range beyond a conventional implementation. This approach makes it well suited for embedded systems that require deterministic hardware execution and a compact method for evaluating nonlinear functions. Engineers can choose an implementation style that favors either area efficiency or data throughput, making the core adaptable to different pipeline strategies and system architectures. The core also lets designers tailor arithmetic precision and iteration depth to the needs of the surrounding datapath. These characteristics make CoreLNSQRT a practical fit for fixed-point compute engines, hardware accelerators, and FPGA-based processing chains that need logarithm and square root operations in real-time.
{"SalesForceSecurePath":"https://microchip.my.salesforce-scrt.com","EmbeddedServiceName":"Messaging_For_Microchip","SalesForcePath":"https://microchip.my.site.com/ESWMessagingForMicrochi1755319480924","AgentAvailableHeader":"No problem. Chat with our engineering experts or schedule a call that's convenient for you.","ScheduleCallUrl":"https://microchip.my.site.com/schedulemeetingportal/s/","SalesforceOrgId":"00Do0000000KAkK","JsUrl":"https://microchip.my.site.com/ESWMessagingForMicrochi1755319480924/assets/js/bootstrap.min.js"}