The AXI4-Stream (Advance eXtensible Interface v4 Stream) Interconnect core is a collection of sub-modules centeredaround the AXI4-Stream switch. There are sub-modules grouped together in data paths before and after theswitch that allow for data manipulation and flow control. Each individual sub-module consists of AXI4-Stream protocol compliant initiator and target interfaces.
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
true
Features and Benefits
- TDATA Byte Width Conversion
- Synchronous and Asynchronous Rate Conversion
- Configurable FIFO (First-In First-Out) Buffer Depths
- Configurable FIFO mode Packet based (Store and Forward) and Normal (Cut-Through)
- Configurable Random Accessible Memory (RAM) type selection for FIFO Buffer
Licensing Options
Free with any Libero license.
Documentation
|
Title
|
||
|---|---|---|
| CoreAXI4SInterconnect User Guide | Download |