We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!

CoreAXI


The CoreAXI supports up to four AXI master interfaces and 16 AXI slave interfaces. The number of AXI master andslaves to be connected is programmable through parameter configuration.Each slave gets a maximum of 256 MB of address space. Alternatively, a huge slave of 2 GB can also be configuredif larger slave region is required. Also, the slaves can be combined to form much bigger slave region.


Features and Benefits


  • Multi-master AXI interconnect with support up to four AXI masters
  • Up to 16 AXI slaves can be enabled or disabled through configuration. The slaves that are not enabled will be optimized during synthesis
  • Supports additional 17th slave when huge slave or combined region is in us
  • Licensing Options


    Free with any Libero License

    Documentation


    Title
    CoreAXI v3.0 Handbook Download