We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here

COREAHBTOAPB3


The CoreAHBtoAPB3 acts as a bridge. It incorporates an Advanced High-performance Bus (AHB) slave and an Advanced Microcontroller Bus Architecture (AMBA®) 3 Advanced Peripheral Bus (APB) master to translates read and write operations from the AHB bus to the APB bus. CoreAHBtoAPB3 further connects to CoreAHB or CoreAHBLite via its AHB interface and to CoreAPB3 via its APB interface. The user can connect high bandwidth peripherals, such as memory controllers to the AHB bus. Conversely, less demanding peripherals, such as GPIOs, are connected to the APB bus due to its lack of pipelining. 

 

 


Features and Benefits


  • Bridge Function
    • Connects AHB/AHB-Lite (slave) to APB3 (master)
  • Standards
    • Compliant with AMBA 3 APB
  • Integration
    • Supports AutoConnect with CoreAHB/CoreAHBLite and Coro SoC

 

Licensing Options


Free with any Libero License

Documentation


Title
CoreAHBtoAPB3 User Guide Download