We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here

CoreAHBLtoAXI


The CoreAHBLtoAXI IP core is an advanced high-performance bus lite (AHB-Lite) slave and an advanced extensible interface (AXI) master that provides an interface (bridge) between the AHB domain and AXI domain. The CoreAHBLtoAXI IP core allows an AHBL bus system to be connected to an AXI bus.


Features and Benefits


  • An interface (bridge) between the AHB domain and AXI domain
  • SINGLE/INCR/WRAP type write transactions
  • SINGLE/INCR/WRAP type read transactions
  • WRAP type transactions for word size accesses only. WRAP for half word and byte size accesses are not supported in this release
  • Licensing Options


    Free with any Libero License

    Documentation


    Title
    CoreAHBLtoAXI Download