Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

SY100EP195V

Status: In Production

Features:

  • Pin-for-pin, plug-in compatible to the ON Semiconductor MC100EP195
  • Maximum frequency >2.5GHz
  • Programmable range: 2.2ns to 12.2ns
  • 10ps increments
  • PECL mode operating range: VCC = 3.0V to 5.5V with VEE = 0V
  • NECL mode operating range: VCC = 0V with VEE = –3.0V to –5.5V
  • Open input default state
  • Safety clamp on inputs
  • A logic high on the /EN pin will force Q to logic low
  • D[0:10] can accept either ECL, CMOS, or TTL inputs
  • VBB output reference voltage
  • Available in a 32-pin TQFP package
View More
Overview
Documents
Development Environment
RoHS Information
Add To Cart

Device Overview

Summary

The SY100EP195V is a programmable delay line, varying the time a logic signal takes to traverse from IN to Q. This delay can vary from about 2.2ns to about 12.2ns. The input can be PECL, LVPECL, NECL, or LVNECL.The delay varies in discrete steps based on a control word presented to SY100EP195V. The 10-bit width of this latched control register allows for delay increments of approximately 10ps.An eleventh control bit allows the cascading of multiple SY100EP195V devices, for a wider delay range. Each additional SY100EP195V effectively doubles the delay range available.For maximum flexibility, the control register interface accepts CMOS or TTL level signals, as well as the input level at the IN± pins.

Additional Features
    • Pin-for-pin, plug-in compatible to the ON Semiconductor MC100EP195
    • Maximum frequency >2.5GHz
    • Programmable range: 2.2ns to 12.2ns
    • 10ps increments
    • PECL mode operating range: VCC = 3.0V to 5.5V with VEE = 0V
    • NECL mode operating range: VCC = 0V with VEE = –3.0V to –5.5V
    • Open input default state
    • Safety clamp on inputs
    • A logic high on the /EN pin will force Q to logic low
    • D[0:10] can accept either ECL, CMOS, or TTL inputs
    • VBB output reference voltage
    • Available in a 32-pin TQFP package
Parametrics
Name
Value
Product Type
Skew Management
Description
Programmable Delay
Input
ANY
Output
ECL
Supply Voltage
3.3/5
Max Freq (GHz)
2.5
Max Prop Delay (ps)
12.2
Icc (mA)
150
Max Within Device Skew (ps)
25
OE
False
RPE
False
FSI
False
Input Mux
False
Input EQ
False
Delay Resolution ps/step
10
Channels
Single
Output Type
ECL
Output Voltage
3.3V/5V

Documents

Jump to:

Data Sheets

Application Notes


Development tools data is currently unavailable.

RoHS Information

Part Number
Device Weight (g)
Shipping Weight (Kg)
Lead Count
Package Type
Package Width
Solder Composition
JEDEC Indicator
RoHS
China EFUP
SY100EP195VTG-TR
0.132500
0.654600
32
TQFP
7x7x1.0mm
NiPdAu
e4
SY100EP195VTG
0.132500
0.984400
32
TQFP
7x7x1.0mm
NiPdAu
e4
To see a complete listing of RoHS data for this device, please Click here
Shipping Weight = Device Weight + Packing Material weight. Please contact sales office if device weight is not available.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy