Status: In Production
The SY100EL33L are integrated ÷4 dividers. The differential clock inputs and the VBB allow a differential, single-ended or AC-coupled interface to the device. If used, the VBB output should be bypassed to ground with a 0.01µF capacitor. Also note that the VBB is designed to be used as an input bias on the EL33L only; the VBB output has limited current sink and source capability.The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset input allows for the synchronization of multiple EL33Ls in a system.
Development tools data is currently unavailable.
For pricing and availability, contact Microchip Local Sales.