Microchip logo
  • All
  • Products
  • Documents
  • Applications Notes
product primary image

PL565-68

Status: In Production

Features:

  • Non-PLL frequency multiplication by 2
  • Input frequency from 62.5-160MHz
  • PL565-68: 125-320MHz
  • Low phase noise and jitter (equivalent to fundamental crystal at the output frequency)
  • RMS phase jitter <100fs (12kHz-20MHz)
  • RMS random period jitter <2ps
  • -142 dBc/Hz @100kHz offset from the carrier
  • -155 dBc/Hz @10MHz offset from the carrier
  • High linearity pull range (typ. 5%)
  • VCXO, set pullability ±100ppm ~ ±200ppm
  • Low input frequency eliminates the need for expensive crystals
  • Differential output levels: LVPECL
  • Single 3.3V, ±10% power supply
  • Optional industrial temperature range (-40°C to +85°C)
  • Available in 16-pin Green/RoHS compliant 3x3 QFN packages and as die
View More
Overview
Documents
Development Environment
RoHS Information
Add to Cart

Device Overview

Summary

The Analog Frequency Multiplier (AFM) is the industry’s first ‘Balanced Oscillator’ utilizing analog multiplication of the fundamental frequency (at quadruple frequency), combined with an attenuation of the fundamental of the reference crystal, without the use of a phase-locked loop (PLL), in CMOS technology.This world’s best performing AFM products can achieve up to 800MHz output frequency with little jitter or phase noise deterioration. In ddition, the low frequency input crystal requirement makes the AFM the most affordable high-performance timing-source in the market.PL565-68 product utilizes low-power CMOS technology and is housed in Green / RoHS compliant 16-pin TSSOP, and 16-pin 3x3 QFN packages.

Additional Features
    • Non-PLL frequency multiplication by 2
    • Input frequency from 62.5-160MHz
    • Output frequency
      • PL565-68: 125-320MHz
    • Low phase noise and jitter (equivalent to fundamental crystal at the output frequency)
    • Ultra-low jitter
      • RMS phase jitter <100fs (12kHz-20MHz)
      • RMS random period jitter <2ps
    • Low phase noise
      • -142 dBc/Hz @100kHz offset from the carrier
      • -155 dBc/Hz @10MHz offset from the carrier
    • High linearity pull range (typ. 5%)
    • VCXO, set pullability ±100ppm ~ ±200ppm
    • Low input frequency eliminates the need for expensive crystals
    • Differential output levels: LVPECL
    • Single 3.3V, ±10% power supply
    • Optional industrial temperature range (-40°C to +85°C)
    • Available in 16-pin Green/RoHS compliant 3x3 QFN packages and as die
Parametrics
Name
Value
Sub Group 2
VCXO
Input Freq (MHz)
160
Supply Voltage (V)
3.3
Output Frequency Min (MHz)
250
Output Frequency Max (MHz)
320
# of Outputs
1
Output Logic
LVPECL

Documents

Jump to:

Development tools data is currently unavailable.

RoHS Information

Part Number
Device Weight (g)
Shipping Weight (Kg)
Lead Count
Package Type
Package Dimension
Solder Composition
JEDEC Indicator
RoHS
China EFUP
PL565-68DC
0.000000
1000.000
0
DICE
Varies
-
-
PL565-68QC
0.000000
0.050000
16
WQFN
3x3x0.75mm
NiPdAu
e4
PL565-68QC-R
0.000000
0.106667
16
WQFN
3x3x0.75mm
NiPdAu
e4
To see a complete listing of RoHS data for this device, please Click here
Shipping Weight = Device Weight + Packing Material weight. Please contact sales office if device weight is not available.

Buy from Microchip

Grid
View
Table
View
Filter:
Apply
Clear
Only show products with samples
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy