Microchip Technology Inc
product primary image

ATMX150RHA

Status: In Production

Features:

  • Analog and digital functionality and IP blocks
  • Comprehensive library of standard logic and I/O cells
  • Up to 22M NAND2-equivalent usable gates
  • High Voltage I/O’s:  25-45-65V
  •  32kB of NVM memory blocks
  • Cold-sparing buffers
  • High-speed LVDS buffers, 655Mbps according to TIA/EIA-644-A std
  • PCI buffers
  • No single event latch-up below LET threshold of 75 MeV/mg/cm² at 125°C; TID test up to 300kRads (Si) for 1.8V and 3.3V devices, and 150kRads (Si) for 5V and HV I/O, according to Mil-Std 883 TM1019
  • CCGA, CLGA & CQFP qualified packages catalog
  • Qualified Standard Ceramic Hermetic Al Bond wire
  • Flat hermetic packages with seam welding sealing
  • Package : CQFP up to 352 leads, CCGA up to 896 columns
View More
Overview
Documents
Development Environment
RoHS Information
Buy Now

Device Overview

Summary

ATMX150RHA is a mixed-signal ASIC offer providing high-performance and high-density solutions for space applications.  This provides for ASIC solutions of up to 22 million routable gates.  With a set of pre-qualified analog IPs, such as DACs, DACs, PLL, regulators, ATMX150RHA eases the design of mixed-signal ASICs.

ATMX150RHA is manufactured on a 150nm, five-metal-layer SOI CMOS process intended for use with a supply voltage of 1.8V for core and 2.5/3.3/5V for periphery.  This ASIC platform is supported by a combination of state-of-art third-party and proprietary design tools from Synopsys, Mentor and Cadence.  The tools from these suppliers collectively form the reference tool flows for both the front and back end.

ATMX150RHA ASICs are available in several quality assurance grades, such as Mil-Prf 38535 QML-Q and QML-V and ESCC 9000.

 

Additional Features

Analog and digital functionality and IP blocks

Comprehensive library of standard logic and I/O cells

Up to 22M NAND2-equivalent usable gates

High Voltage I/O’s:  25-45-65V

 32kB of NVM memory blocks

Cold-sparing buffers

High-speed LVDS buffers, 655Mbps according to TIA/EIA-644-A std

PCI buffers

No single event latch-up below LET threshold of 75 MeV/mg/cm² at 125°C; TID test up to 300kRads (Si) for 1.8V and 3.3V devices, and 150kRads (Si) for 5V and HV I/O, according to Mil-Std 883 TM1019

CCGA, CLGA & CQFP qualified packages catalog

Qualified Standard Ceramic Hermetic Al Bond wire

Flat hermetic packages with seam welding sealing

Package : CQFP up to 352 leads, CCGA up to 896 columns

Parametrics
Name
Value
Temp# Range (deg C)
-55 to 125
Operating Voltage (Vcc)
1.8/2.5/3.3/5.0

Documents

Jump to:

Data Sheets

11/29/2017
244KB

Brochures

Quick Start Guides

aspxUserGuide


Development tools data is currently unavailable.


Rohs data is currently unavailable.

Buy

Grid
View
Table
View
Filter:
Apply
Clear
Product
Leads
Package Type
Temp Range
Packing Media
5K Pricing
Buy