• AVR Freaks


New Member
  • Total Posts : 1
  • Reward points : 0
  • Joined: 2020/03/28 02:54:07
  • Location: 0
  • Status: offline
2020/03/30 12:22:12 (permalink)


Hello folks,
I am having difficulty using the SY8701A CDR…
I am feeding in serial data at 167MHz so FreqSel is set to 110b (ratio 6)
I am supplying a RefClk of 16.7MHz so DivSel is 10b (ratio 10)
I do not seem to get any output but LFIN is high
If I set ClkSel low, I get a very strange output from RClk of 167MHz  divided by 60 and extremely slow RData
According to the data sheet, ClkSel only affects TClk not Rclk
I did not take TClk into my FPGA so I cannot tell what comes out
Here are the Xilinx Chipscope waveforms, the Chipscope clock is 167MHz.
What on earth is going on?

Attached Image(s)


0 Replies Related Threads

    Jump to:
    © 2020 APG vNext Commercial Version 4.5