• AVR Freaks

Hot!Cannot modify DDRSCLSTART register in PIC32MZ1025DAG169?

Author
cbeif
Starting Member
  • Total Posts : 56
  • Reward points : 0
  • Joined: 2012/05/09 14:28:30
  • Location: 0
  • Status: offline
2019/07/11 09:26:04 (permalink)
0

Cannot modify DDRSCLSTART register in PIC32MZ1025DAG169?

I am trying to use the internal 32MB DDR SDRAM in the PIC32MZ DA
 
When I try to set a bit in the DDRSCLSTART register, the watch window
in the debugger shows no change to the bit.
 
What would prevent me from writing to this register?
 
static void DDR_PHY_Calib(void)
{
DDRSCLSTARTbits.SCLEN = 1; // this bit seems to not work???
DDRSCLSTARTbits.SCLSTART = 1; // this bit does not work
// this line of code hangs forever
while (!((DDRSCLSTARTbits.SCLLBPASS & DDRSCLSTARTbits.SCLUBPASS) == 0x01));
}

#1

3 Replies Related Threads

    jdeguire
    Super Member
    • Total Posts : 471
    • Reward points : 0
    • Joined: 2012/01/13 07:48:44
    • Location: United States
    • Status: offline
    Re: Cannot modify DDRSCLSTART register in PIC32MZ1025DAG169? 2019/07/11 10:21:27 (permalink)
    0
    Does the DDR module have the SET, CLR, and INV registers?  If so, trying using DDRSCLSTARTSET = _DDRSCLSTART_SCLEN_MASK | _DDRSCLSTART_SCLSTART_MASK; instead.
    #2
    cbeif
    Starting Member
    • Total Posts : 56
    • Reward points : 0
    • Joined: 2012/05/09 14:28:30
    • Location: 0
    • Status: offline
    Re: Cannot modify DDRSCLSTART register in PIC32MZ1025DAG169? 2019/07/11 11:08:49 (permalink)
    0
    No, the p32mz1025dag169.h files does not have a SET register defined.
    I am using XC32 v2.20
    And MPLAB Harmony 3
    #3
    cbeif
    Starting Member
    • Total Posts : 56
    • Reward points : 0
    • Joined: 2012/05/09 14:28:30
    • Location: 0
    • Status: offline
    Re: Cannot modify DDRSCLSTART register in PIC32MZ1025DAG169? 2019/07/11 15:32:21 (permalink)
    0
    Well, Microchip has now made the PIC32MZ1025DAG169 not recommended for new designs.
    And they removed the internal SDRAM listing from the web site.
    So I assume that the internal SDRAM on this chip had problems.
    #4
    Jump to:
    © 2019 APG vNext Commercial Version 4.5