Hot!ENC624J600_REG_ESTAT bit PHYLNK is low - SOLVED

Author
BRadford
New Member
  • Total Posts : 6
  • Reward points : 0
  • Joined: 2018/05/10 09:41:56
  • Location: GA
  • Status: offline
2018/06/13 12:42:00 (permalink)
0

ENC624J600_REG_ESTAT bit PHYLNK is low - SOLVED

We have an application using a PIC32MZ2048EFH 144 communicating over SPI to an ENC424J600 (we don't have enough pins to use a PHY).  I am attempting to implement CycloneTCP (open source version) to do hardware testing.  As mentioned in the subject, the PHYLNK bit is low, which, as expected, prevents the TCP/IP stack from functioning.  Unfortunately, the ENC624J600 data sheet is not very descriptive regarding what this bit means beyond "Ethernet link has been established with a remote Ethernet partner," nor does it mention what to check or do when "no link present" is indicated.  There also does not appear to be an app note for this Ethernet chip (search didn't find one, anyway).  My current questions:
  • What does "Ethernet link has been established with a remote Ethernet partner" mean?
    • Proper Ethernet signals are present?
    • PHY-level handshake with the "remote partner" device?
    • Something else?
  • Can this bit remaining low be caused by an error in the ENC624J600 setup and config?
  • Is there any other published info on the ENC624J600 besides the data sheet?
 
Thanks!
post edited by BRadford - 2018/07/02 13:27:06
#1

2 Replies Related Threads

    BRadford
    New Member
    • Total Posts : 6
    • Reward points : 0
    • Joined: 2018/05/10 09:41:56
    • Location: GA
    • Status: offline
    Re: ENC624J600_REG_ESTAT bit PHYLNK is low - SOLVED 2018/07/02 13:28:32 (permalink)
    4 (2)
    It took a while (3 weeks) for this post to be approved, and I was able to solve the problem in that time.  I will post the results shortly in case anyone comes across this post with a similar issue.
     
    #2
    BRadford
    New Member
    • Total Posts : 6
    • Reward points : 0
    • Joined: 2018/05/10 09:41:56
    • Location: GA
    • Status: offline
    Re: ENC624J600_REG_ESTAT bit PHYLNK is low - SOLVED 2018/07/03 12:36:05 (permalink)
    0
    The problem with PHYLNK was in the library implementation.  Because I was avoiding setting up the interrupts for the test I was setting up, I simply needed to check for PHYLNK after some more time (which I did by adding a command to our debug interface), or read the interrupt pin on the ENC424J600.  We do have the pin wired to a pin on our PIC32MZ, but the PIC pin is setup as input only, not change notification.  Even so, monitoring the PIC input pin got the lib working well enough for the test; packets can be exchaged, but performance is low.
     
    So, while I still don't have answers to my questions above, I did figure out how to get past this issue.
    #3
    Jump to:
    © 2018 APG vNext Commercial Version 4.5