We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest. Update Here
Stay in the loop with the latest from Microchip. Update your profile while you are at it. Update Here
Complete your profile to access more resources. Update Here

CoreHDCPDPRX


CoreHDCPDPRX is a DisplayPort receiver security IP that enables secure reception and decryption of HDCP 2.3-protected audiovisual content in FPGA-based display systems. The core is designed to operate as an HDCP sink device, decrypting protected content transmitted over a DisplayPort interface while ensuring compliance with HDCP 2.3 content protection requirements.  The IP focuses specifically on content decryption after the Authentication and Key Exchange (AKE) process has been completed. Once a valid session key (Ks) is established by the HDCP authentication software stack, CoreHDCPDPRX uses an integrated AES-CTR cipher engine to decrypt content within the encryption window identified by Encryption Status Signaling (ESS) symbols. The IP automatically detects encrypted regions, decrypts protected content, and passes unencrypted symbols through unchanged. CoreHDCPDPRX integrates with DisplayPort receiver infrastructure, Mi-V processors, User Crypto Processor, and secure key storage mechanisms available in PolarFire and PolarFire SoC devices. It includes link integrity monitoring logic that continuously verifies cipher synchronization between the DisplayPort source and sink, allowing reauthentication to be requested if synchronization issues occur. Supporting resolutions up to 4K at 60 fps, four-lane DisplayPort connectivity, and APB3-based configuration, the IP provides a robust and standards-compliant content protection solution for secure video display applications. CoreHDCPDPRX is a DisplayPort receiver security IP that enables secure reception and decryption of HDCP 2.3-protected audiovisual content in FPGA-based display systems. The core is designed to operate as an HDCP sink device, decrypting protected content transmitted over a DisplayPort interface while ensuring compliance with HDCP 2.3 content protection requirements. 


Features and Benefits


  • HDCP 2.3 Content Protection
    • HDCP 2.3 compliant receiver implementation over DisplayPort
    • Secure reception of protected audiovisual content
    • Supports DisplayPort sink applications only
    • Endpoint (non-repeater) mode support 
  • High-Speed Content Decryption
    • Integrated AES-CTR decryption engine
    • Decrypts content within HDCP encryption windows
    • Automatic ESS detection for encryption boundary identification
    • Passes unencrypted symbols without modification
  • Security Architecture
    • Uses session key (Ks) established during AKE process
    • Supports secure key programming through APB3 interface
    • Integrates with User Crypto Processor and secure key infrastructure
    • Compatible with secure key storage in PolarFire sNVM 
  • Link Integrity Verification
    • Continuous cipher synchronization monitoring
    • Link integrity checking between transmitter and receiver
    • Automatic reauthentication request generation on failures
    • Link integrity interrupt support 
  • DisplayPort Integration
    • Native datapath interface
    • APB3 control and status interface
    • Integrates with DP_RX IP
    • Four-lane DisplayPort configuration support

Licensing Options


Evaluation  license is available for free for one hour, please contact FPGA_marketing@microchip.com to obtain the obfuscated version 

 

 

Documentation


Title
CoreHDCPDPRX User Guide Download



Live Chat

Need Help?

Privacy Policy